


COMPLIANT

Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	60			
$R_{DS(on)}\left(\Omega\right)$	V _{GS} = 10 V	0.028		
Q _g (Max.) (nC)	67			
Q _{gs} (nC)	18			
Q _{gd} (nC)	25			
Configuration	Single			



FEATURES

- · Advanced Process Technology
- Ultra Low On-Resistance
- · Dynamic dV/dt Rating
- 175 °C Operating Temperature
- · Fast Switching
- · Fully Avalanche Rated
- Drop in Replacement of the IRFZ44/SiHFZ44 for Linear/Audio Applications
- Lead (Pb)-free Available

DESCRIPTION

Advanced Power MOSFETs from Vishay utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 W. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.

ORDERING INFORMATION		
Package	TO-220	
Load (Dh) from	IRFZ44RPbF	
Lead (Pb)-free	SiHFZ44R-E3	
SnPb	IRFZ44R	
	SiHFZ44R	

ABSOLUTE MAXIMUM RATINGS $T_C = 25$ °C, unless otherwise noted						
PARAMETER			SYMBOL	LIMIT	UNIT	
Gate-Source Voltage			V_{GS}	± 20	V	
Continuous Drain Currente	V_{GS} at 10 V $T_{C} = 25 ^{\circ}\text{C}$ $T_{C} = 100 ^{\circ}\text{C}$	1	50			
Continuous Drain Current		T _C = 100 °C	I _D	36	Α	
Pulsed Drain Current ^a			I _{DM}	200		
Linear Derating Factor				1.0	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	100	mJ	
Maximum Power Dissipation	T _C = 25 °C		P _D	150	W	
Peak Diode Recovery dV/dt ^c			dV/dt	4.5	V/ns	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 175	°C		
Soldering Recommendations (Peak Temperature) ^d	for 10 s		_	300		
Mounting Torque	6-32 or M3 screw			10	lbf ⋅ in	
				1.1	N · m	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. V_{DD} = 25 V, starting T_J = 25 °C, L = 44 μ H, R_G = 25 Ω , I_{AS} = 51 A (see fig. 12).
- c. $I_{SD} \le 51$ A, $dV/dt \le 250$ A/µs, $V_{DD} \le V_{DS}$, $T_{J} \le 175$ °C.
- d. 1.6 mm from case.
- e. Current limited by the package, (die current = 51 A).
- * Pb containing terminations are not RoHS compliant, exemptions may apply

IRFZ44R, SiHFZ44R

Vishay Siliconix




THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	62		
Case-to-Sink, Flat, Greased Surface	R _{thCS}	0.50	-	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.0		

PARAMETER	SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	
Static					•	<u>'</u>	
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0	60	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference t	o 25 °C, I _D = 1 mA	-	0.060	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_0$	$V_{DS} = V_{GS}, I_D = 250 \mu A$		-	4.0	V
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 20		-	-	± 100	nA
Zava Cata Valtaga Dvain Current	,	V _{DS} = 60 V, V _{GS} = 0 V		-	-	25	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 48 V, V ₀	_{GS} = 0 V, T _J = 150 °C	-	-	250	μΑ
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 31 A ^b	-	-	0.028	Ω
Forward Transconductance	9 _{fs}	V _{DS} = 25 V, I _D = 31 A ^b		15	-	-	S
Dynamic					•		_
Input Capacitance	C _{iss}	V	$V_{GS} = 0 V$,		1900	-	pF
Output Capacitance	C _{oss}	$V_{DS} = 25 \text{ V},$ $V_{DS} = 25 \text{ V},$ f = 1.0 MHz, see fig. 5		-	920	-	
Reverse Transfer Capacitance	C _{rss}			-	170	-	
Total Gate Charge	Qg			-	-	67	nC
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	$I_D = 51 \text{ A}, V_{DS} = 48 \text{ V},$ see fig. 6 and 13 ^b	-	-	18	
Gate-Drain Charge	Q _{gd}]	occ lig. o and 10	-	-	25	
Turn-On Delay Time	t _{d(on)}	V_{DD} = 30 V, I_D = 51 A, R_G = 9.1 Ω , R_D = 0.55 Ω , see fig. 10 ^b		-	14	-	- ns
Rise Time	t _r			-	110	-	
Turn-Off Delay Time	t _{d(off)}			-	45	-	
Fall Time	t _f			-	92	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		ı	4.5	-	nH
Internal Source Inductance	L _S			ı	7.5	-	1111
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		1	-	50°	- A
Pulsed Diode Forward Current ^a	I _{SM}			ı	-	200	
Body Diode Voltage	V_{SD}	T _J = 25 °C, I _S = 51 A, V _{GS} = 0 V ^b		ı	-	2.5	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 51 A, dl/dt = 100 A/μs ^b		-	120	180	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.53	0.80	μС
Forward Turn-On Time	t _{on}	Intrinsic turn-	-on is dor	minated b	y L _S and	L _D)	


Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width $\leq 300~\mu s;$ duty cycle $\leq 2~\%.$
- c. Current limited by the package (die current = 51 A).





TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



V_{DS}, Drain-to-Source Voltage (volts)

Fig. 1 - Typical Output Characteristics





Fig. 2 - Typical Output Characteristics





VGS, Gate-to-Source Voltage (volts) Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature







Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage



 $V_{SD},\,Source\text{-to-Drain Voltage (volts)}\\ \textbf{Fig. 7 - Typical Source-Drain Diode Forward Voltage}$




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit





* $V_{GS} = 5 V$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91292.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com